The most research on the power consumption of circuits has been concentrated on the switching power and the power dissipated by the leakage current has been relatively minor area. In today"s IC design, one of the key challenges is the increase in power dissipation of the circuit which in turn shortens the service time of battery-powered electronics, reduces the longterm reliability of circuits due to temperature-induced accelerated device and interconnects aging processes, and increases the cooling and packaging costs of these circuits. In this paper the main aim is to reduce power dissipation. A new design method for various logical circuits design, which is low power, compared to general Static CMOS logic. In this technique both NMOS transistor and PMOS transistors in various logic circuits is split into two transistors. Leakage current flowing through the NMOS transistor stack reduces due to the increase in the source to substrate voltage in the top NMOS transistor and also due to an increase in the drain to source voltage in the bottom NMOS transistor Leakage current flowing through the PMOS transistor stack reduces due to the increase in the source to substrate voltage in the top PMOS transistor and also due to an increase in the drain to source voltage in the bottom NMOS transistor. The tool used is TANNER EDA for schematic simulation. The simulation technology used is MOSIS 180nm.
INTRODUCTION
In recent years, power consumption has become a critical design concern for many VLSI systems. Historically, one of the advantages of complementary metal-oxide-semiconductor (CMOS) over competing technologies [1] , such as transistortransistor logic (TTL) and emitter coupled logic (ECL), has been its lower power dissipation [8] . When not switching, CMOS transistors have, in the past, dissipated negligible amounts of power. But now the scenario has been changed, current leaks in the transistors even when they are not switching [7] .
In next generation technologies leakage power [2] [9] is expected to be more significant as threshold voltage decreases in conjunction with supply voltage as technology scales and due to sizing of transistors [14] . Even in current-generation technology, sub threshold leakage power dissipation is comparable to the dynamic power dissipation, and the fraction of the leakage power will increase significantly in the near future. Today"s microprocessor designs devote a large fraction of the chip area [5] to the memory structures. High-performance onchip caches are a crucial component in the memory hierarchy of modern computing systems.In this technique each NMOS and PMOS transistors in the logic gates is split into two transistors as shown in Fig 1 and 
IMPLEMENTATION IN LOGIC GATES
The proposed technique is implemented to the CMOS LOGIC GATES such as INVERTER, AND, NAND, NOR, XOR etc.
CMOS Inverter
Shown an inverter circuit, when the input to circuit is a ground voltage the PMOS transistor is turned ON while both the NMOS transistors are turned OFF. Leakage current flowing through the NMOS transistor stack reduces due to the increase in the source to substrate voltage in the top NMOS transistor and also due to an increase in the drain to source voltage in the bottom NMOS transistor [4] .This technique introduce considerable performance overhead due to stacking of transistors [11] . Implementation of stack technique is shown in fig 1 which leads to low leakage power [12] . The schematic of inverter is shown in fig 2. 
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IMPLEMENTATION IN COMBINATIONAL CIRCUITS
In digital circuit theory, combinational logic (sometimes also referred to as combinatorial logic) is a type of digital logic which is implemented by Boolean circuits, where the output is a pure function of the present input only. Combinational logic is used in computer circuits to do this Boolean algebra on input signals and on stored data. Practical computer circuits normally contain a mixture of combinational and sequential logic. For example, the part of an arithmetic logic unit, or ALU, that does mathematical calculations is constructed using combinational logic. Other circuits used in computers, such as half adders, full adders, half subtractors, full subtractors, multiplexers, demultiplexers, encoders and decoders are also made by using combinational logic.
FULL ADDER
To construct a full adder circuit, we'll need three inputs and two outputs. Since we'll have both an input carry and an output carry, we'll designate them as C IN and C OUT . At the same time, we'll use S to designate the final Sum output. The design of Full Adder using XOR, AND, OR is shown in Fig.9 .The stack technique [13] is implemented for this full adder and the schematic is shown in fig 10. 
FIG 9 FULL ADDER CIRCUIT FIG 10 FULLADDER SCHEMATIC

SEQUENTIALCIRCUITS
Sequential circuit is one that has a memory element involved with it. Now take any flop, data is latched by the flop on the active edge of the clock, so data is held in the flop till the next active edge of the clock. So the flop acts as a memory element where data is held for a certain period of time based on your clockperiod.This is same for d flop.
D-FLIP FLOP
The D flip-flop shown in Figure 11 
MEMORY CELL STRUCTURES
SRAM CELL STRUCTURE
The mainstream six-transistor (6T) CMOS SRAM cell is shown in Fig 13. Similarly to one of the implementations of an SR latch, it consists of six transistors. Four transistors (M1-M4) comprise cross-coupled CMOS inverters and two NMOS transistors M5 and M6 provide read and write access to the cell. Upon the activation of the word line, the access transistors connect the two internal nodes of the cell to the true (BL) and the complementary (BLB) bit lines. A 6T CMOS SRAM cell is the most popular SRAM cell [6] due to its superior robustness, low power and low-voltage operation. The schematic of 6T SRAM cell shown in Figure 14 
CONCLUSION
Implementing the STACK technique can reduce power dissipation of the LOGIC CIRCUITS. We can observe the reduction in power dissipation from Conventional to the Proposed Stack Technique in combinational, sequential as well as in memory cell structures. The tool for simulation is TANNER and at 180 nm technology and the practical observations has been tabled.
